Design-for-Testability Techniques for Logic LSIs.
نویسندگان
چکیده
منابع مشابه
Design for testability of Reversible Logic Circuits
In modern technologies, management of energy loss is an important issue in digital logic design for both the manufacturer and the customer. A part of energy dissipation may occur because of nonideality of switches or devices. With the exponential growth of packing density, the traditional technologies like CMOS are reaching to a limit. So some alternative technology is required to overcome from...
متن کاملDesign-for-Testability Techniques for Detecting Delay Faults in CMOS/BiCMOS Logic Families
The delay fault testing in logic circuits is studied. It is shown that by detecting delayed time response in a transistor circuit, two types of faults are detected: 1) faults which cause delayed transitions at the output node due to some open defects and 2) faults which cause an intermediate voltage level at the output node. A test circuit is presented which enables the concurrent detection of ...
متن کاملNonscan design-for-testability techniques using RT-level design information
This paper presents non-scan design-for-testability techniques applicable to register-transfer (RT) level data path circuits. Knowledge of high-level design information, in the form of the RT-level structure, as well as the functions of the RT-level components, is utilized to develop effective non-scan DFT techniques. Instead of conventional techniques of selecting flip-flops (FF) to make contr...
متن کاملDesign-for-delay-testability Techniques for High-speed Digital Circuits
PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Universiteit Twente, op gezag van de rector magnificus, prof. dr.
متن کاملCOTEST - New Techniques for Supporting Testability in Co-design Environments
This document describes the process we followed for assessing the feasibility and effectiveness of high-level test vector generation. An experimental analysis of the available high-level fault models is first reported, whose purpose is to identify a reference fault model that could be fruitfully used for evaluating testability of circuits by reasoning on their behavior, only. A prototypical hig...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of SHM
سال: 1995
ISSN: 1884-1198,0919-4398
DOI: 10.5104/jiep1993.11.2_14